On Verifying the Correctness of Retimed Circuits - VLSI, 1996. Proceedings., Sixth Great Lakes Symposium on
نویسندگان
چکیده
We address the problem of verifying a retimed circuit. After retiming, some latches in a sequential circuit are repositioned to reduce the clock cycle time and thus the behavior of the combinational portion is changed, Here, we present a novel approach to check the correctness of a retimed circuit according to the dejinition of 3-valued equivalence. This approach is based on our verijication framework using sequential ATPG techniques. We further incorporate an algorithm to pre-process the circuits and make the verijication process even more efficient. We will present the experimental results of verifying the retimed circuits with hundreds of jlip-jlops on ISCAS89 benchmark circuits to show its capability.
منابع مشابه
On Verifying the Correctness of Retimed Circuits
our verification program is especially customized to focus on how to trim down the search space, it does not use the guidance popularly adopted in a sequential ATPG program to find a test quickly if the two circuits are not equivalent. Hence, our program should be integrated with an original sequential ATPG program as a dual-program to handle different situations. For example, our verification ...
متن کاملEfficient Delay Test Generation for Modular Circuits
In this paper, we report a tool called MODET for automatic test generation for path delay faults in modular combinational circuits. Our technique uses precomputed robust delay tests for individual modules to compute robust delay tests for the module-level circuit. We propose a novel technique for path selection in module-level circuits and report efficient algorithms for delay test generation. ...
متن کاملA Hierarchical Approach to the Formal Verification of Embedded Systems Using MDGs
With the increasing emergence of mixed hardware/software systems, it is important to ensure the correctness of such a system formally, particularly for real-time and safety critical applications. We present a hierarchical approach to modeling and formally verifying an embedded system at higher levels of abstraction, using Multiway Decision Graphs (MDGs). We demonstrate our approach on the embed...
متن کاملModell Evaluation Using Genetic Manipulation Techniques
Formal Verification is an important area in industry with getting more and more attention. Growing complexity of digital circuits and the use in safety critical systems are the reasons for the need of tools for checking the correctness of designs. In this paper we present a new approach for model evaluation. With our approach we are able to increase the belief of a designer in the right functio...
متن کاملFormal Verification of an ATM Switch Fabric using Multiway Decision Graphs
In this paper we present our results on formally verifying the implementation of an Asynchronous Transfer Mode (ATM) network switching fabric using a new class of decision graphs, called Multiway Decision Graphs (MDG). The design we consider is in use for real applications in the Cambridge Fairisle network. We produced the description of the hardware implementation at different levels of abstra...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004